Implementing the modified algorithm in existing real time application will prove the result of the modification.
I. Introduction
In today mechanism, RC6 Algorithm is known to be the one important and best algorithm for data security. Many works are developed for data security in internet applications and other applications. RC6 is one of the best AES algorithm and simple cipher usedfor data security. It involves numerous evaluation andadequate security.
II. Related Works
As networked machines become more popular around our living, information security on these devices becomes an important issue. Traditionally, PKC is regarded as too expensive to deploy in M2Msystems. Typical M2M systems only have limited computational power, making deploying strong cryptography on them extremely challenging.
There have been numerous proposals how to secure M2M systems from the academic research community. Most of them use software-based symmetric-key cryptography. For example, TinySec provides link-layer security for sensor networks using software implementation of symmetric-key cryptosystems. In many proposals, more bits will need to be sent over the air for achieving certain level of security, so using hardware accelerators may not necessarily help in these cases. The same functionality would be achieved by PKC in a more communication-efficient way. This is becoming more attractive as computation is getting cheaper in terms of hardware cost and energy consumption, while wireless communication is less so at the same time. As a result, communication is becoming more expensive compared with computation, not to mention the spectrum will become one of the scarcest resources when billions of M2M sensors are deployed and trying to send out their readings over the air. In this case, it is advantageous to use PKC on sensors for the sake of reducing communication cost. Lastly, there have been several attempts in employing software-based PKC to secure inter-sensor communication. People have demonstrated that it is possible to run PKC on sensors with acceptable performance. We believe that this is the right direction to pursue, and we plan to take it further by hardware acceleration.
III. Rc6 Block Cipher
RC6 is a symmetric key block cipher derived from RC5. RC6 is more exactly specified as RC6-w/r/b, where the parameters w, r, and b respectively express the word size (in bits), the number of rounds, and the size of the encryption key (in bytes). Since the AES submission is targeted at w = 32 and r = 20, we implemented this version of RC6 algorithm, using a 32 bits word size, 20 rounds and 16 bytes (128 bits) encryption key lengths. A key schedule generates 2r + 4 words (w bits each) from the b-bytes key provided by the user. These values (called round keys) are stored in an array S [0, 2r+3] and are used in both encryption and decryption. RC6 works on a block size of 128 bits and it is very similar to RC5 in structure, using data-dependent rotations, modular addition and XOR operations; in fact, RC6 could be viewed as interweaving two parallel RC5 encryption processes. However, RC6 does use an extra multiplication operation not present in RC5 in order to make the rotation dependent on every bit in a word, and not just the least significant few bits. The computation of f(X) = (X(2X + 1)) mod 2w is the most critical arithmetic operation of this block cipher. 
B. Encryption
As key scheduling takes most of the time . So Encryption is implemented in a way that it will be able to generate the subkeys faster by pipelining the initial S generate values in the S array. So the subkeys are generated that is used for first few rounds and then generating the rest while encryption starting to use these. This will save a significant amount of time and improve the performance of the design 
C. Decryption
Key schedule Procedure with RC6 w/r/b Case(ks) 
VI. RC6 CORE MODULE
The RC6 core module is where the function f(X) = (X (2X + 1)) mod 2w is implemented. As we can see the data is first broken down to four words, each 32 bits wide represented by A, B, C and D. Key scheduler prepares two 32 bit words from the S array, one value from the even addresses and one from the odd addresses. In the case of encryption A and C are added with these two values from S. Also u and t are calculated using the function f. u and t are shifted by 5 before they are Xored with output from the barrel shifter. 
VII. Results

A Testing
The first step in the design process is to check for the functional correctness of the design using simulations. Then, the FPGA synthesis tool is used to interpret logic components from the Verilog code. The synthesis tool produces a net list, which does not have accurate timing information since placement, and routing of the logic components on the FPGA is not yet determined. The post-synthesis netlist can however be used to check the correct inference of logic components from the Verilog code. The final step in the process is to map the design to the target FPGA. The FPGA implementation tool, which is vendor-specific, generates a net list, which has accurate timing as well as logic information. The final net list is used for simulation to check if the design will actually work when configured physically on the FPGA. This type of simulation is known as timing simulation. Our design did pass timing simulation under the control of test bench. Test benches were written in verilog in order to verify the functionality of the design. The test benches were de-signed to read test vectors from a file and compare the pro-duced output with expected outputs stored in another file. Extensive testing was done for checking both the encryption as well as decryption functionality. B Waveforms Key setup: The following waveform shows when signal ready turns to 1 meaning that the key schedule is done and the data is being read. Here we read the input "00000000000000000000000000000000" The following waveform shows when the cipher "A078D51A2816082A155AA150D47AA152" is decrypted and the original text "00000000000000000000000000000000" is outputted. 
VIII. Conclusion
The aim of this project was to develop a high performance system for data encryption using the RC6 algorithm
The proposed algorithm decreases the area to about 1/2 when it implemented to RFID tag including Smart Card and electronic chip.
